

video recording devices employing mechanical transports.

SUMMARY OF THE INVENTION

In accordance with the present invention, a video recording device is disclosed which is contained within a compactly sized housing. One or more video image sensors are mounted to the housing. Alternatively, one or more video image sensors are provided which are electrically coupled to the housing via wires so as to permit the image viewing area to be selected freely via suitable mounting of the sensors by a user. The video recording device records video frames successively in at least one circular buffer memory organized as a continuous loop overwriting the oldest frame within the respective buffer memory with a more recently received frame. Upon receipt of a triggering event, a predetermined number of additional frames are recorded within the circular buffer memory at which point recording ceases. A plurality of circular memory buffer groups may be provided to extend the overall recording time for the device by selectively storing video data samples to the respective buffer groups. The foregoing video recording device can be fabricated as a compact transportable unit which employs no moving parts and which has relatively low power consumption facilitating battery operation in certain embodiments.

More specifically, a video camera is provided which ^{comprises} ~~compares~~ a lens and a video image sensor. The lens is employed to focus a video image on a video image sensor such as a charge coupled device sensor or an artificial retina as hereinafter discussed. The output of the video image sensor comprises an analog signal which is coupled to one or more A/D converters. The A/D converter(s) is sampled to generate a digital representation of the video image sensor analog output signal. A predetermined number of digital samples comprise one video frame. The digitized output signal(s) from the A/D converter(s) is coupled to a central controller in the form of a microprocessor or any other suitable controller. The microprocessor compresses the digitized frame data and stores the compressed frame data in the next sequential location of the circular buffer. In one embodiment, the digitized frame data is encrypted prior to storing the same in the buffer so as to prevent unauthorized access to such data. The circular frame buffer comprises a semiconductor memory such as DRAM or any other suitable high speed semiconductor memory.

Upon detection of a trigger event, the video recording device records a predetermined number of additional frames and then ceases to record further frame data. In this manner, a video event record is obtained which commences prior to the triggering event and extends in time after the triggering event. Triggering events may include an accelerometer output signal crossing a predetermined

0306493-080597 9

threshold, a signal employed to initiate air bag deployment in an automobile, a signal representing a recognized change in a video image or acoustic signal, a signal indicative of a security or fire alarm condition, a button actuated by a user, or any other suitable activation signal known in the art. Further, an activation button is provided which permits a user to take a single frame "snap shot" which is retained within the buffer memory until purged upon user activation of a purge button.

A serial output channel is provided to permit recorded frame data to be downloaded to a computer for viewing.

The above described apparatus thus provides a video recording device which has high reliability, is compact, cost effective and suitable both for consumer and commercial applications.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be more fully understood by reference to the following Detailed Description of the Invention in conjunction with the drawings of which:

Fig. 1 is a pictorial view illustrating an application for use of the video recording device of the present invention;

Fig. 2a is a pictorial view of a housing for a video recording device in accordance with the present invention in which a camera comprising a lens and image sensor is mounted within the housing;

Fig. 2b is a pictorial view of an alternative embodiment of a housing for the video recording device of Fig. 1 in which the camera is disposed external to the housing and in electrical communication with video processing circuitry (not shown) disposed within the housing;

Fig. 3 is an electrical block diagram of a video recording device in accordance with the present invention;

Fig. 4a is a simplified schematic representation of a circular memory buffer employed within the video recording device of Fig. 3;

Fig. 4b is a representation of a semiconductor memory buffer employed in the video recording device of Fig. 3 to implement a circular memory buffer and associated head and tail pointers;

Fig. 5 is a flowchart illustrating the recording method in accordance with the present invention;

Fig. 6 is a table illustrating one storage technique for storage of video data in the semiconductor memory buffer;

Fig. 7 is a table illustrating an alternative storage technique for storage of video data in the semiconductor memory buffer; and

Fig. 8 is a table illustrating a further alternative storage technique for storage of video data in the semiconductor memory buffer.

08906493 100597
165000 549000

DETAILED DESCRIPTION OF THE INVENTION

06906497 000597

An application of a video recording device 2 in accordance with the present invention is illustrated in Fig. 1. The recording device 2 is mounted within a first vehicle 4 which has come to a stop behind a second vehicle 6 at an intersection. Vehicle 6 has also come to a stop at the intersection, however, has backed up so as to impact vehicle 2 causing damage to vehicle 4. It would be highly desirable for the driver of vehicle 4 to have an evidentiary record which establishes that the accident was caused by vehicle 6 since it would normally be presumed in such a circumstance that the driver of vehicle 4 was the cause of the accident. The video recording device 2 in accordance with the present invention generates such a record by continually recording video frames in a circular buffer at a predetermined frame rate. In response to a trigger event, such as an air bag activation signal or a button activated by the driver, the video recording device records a predetermined number of additional frames before ceasing to record further frames. In the foregoing manner, the driver of vehicle 4 can establish the true cause of the accident. The foregoing example is provided solely as an illustration of the operation of the video recording device 2 of the present invention.

A housing 10 for a video recording device 2 in accordance with the present invention is depicted in Fig. 2a. The housing 10 includes a camera comprising a lens 12 and a video image sensor (not shown) which may comprise a charge coupled device (CCD), an artificial retina, or any other suitable optical sensor operative to provide output signals when a video image impinges the sensor. By way of illustration, the sensor may comprise a model TC241 CCD array manufactured by Texas Instruments or an artificial retina such as identified and described volume 372, number 197 NATURE, 1994 which is incorporated herein by reference. The lens 12 is specified to have appropriate optical characteristics and is oriented so as to focus a video image of the desired field of view on the video image sensor. While the housing of Fig. 2a illustrates the use of a single camera, multiple cameras may be employed and selectively oriented to capture images at desired viewing angles. For example, one camera may be positioned at the forward edge 14 of the housing 10 and a second camera at the trailing edge 16 of the housing 10 to capture images at 180° viewing angles. Additionally, by way of example, cameras may be disposed on the leading edge 14 and a side edge 17 of the housing 10 so as to capture video images along orthogonal viewing angles. It is further understood that any desired number of cameras may be employed.

Another embodiment of a video recording device assembly in accordance with the present invention is depicted in Fig. 2b. The video recording device illustrated in Fig. 2b includes a housing 18

and a camera 20 which is disposed external to the housing 18. The lens 22 focuses a video image on the sensor 24 which, in the preferred embodiment, produces an electrical output signal for communication to a video signal processor. The sensor 24 communicates the electrical output signal via wires 26 to the video signal processor disposed within the housing 18. The wires 26 may be coupled to the circuitry (not shown) via a connector or alternatively may be hardwired to such circuitry. While a single video image sensor 20 is depicted in Fig. 2b, as with respect to Fig. 2a, the video recording device in accordance with the present invention may employ multiple cameras 20 which may be selectively mounted and positioned at desired viewing angles so as to permit a corresponding number of video images to be captured.

The housings illustrated in Figs. 2a and 2b may be fabricated in a PCMCIA configuration with a PCMCIA connector disposed at one end so as to permit the housing to be inserted into a laptop computer or any other suitable computer having a PCMCIA interface to permit viewing of images captured within the video recording device.

A block diagram of the video recording device in accordance with the present invention is depicted in Fig. 3. As illustrated in Fig. 3, the recording device includes a camera 40 and video electronics 42. The camera 40 is comprised of a lens 44 which is disposed a predetermined distance d from the surface of an image sensor 46. The image sensor 46, as described above, may comprise a charge couple device array, an artificial retina, or any other suitable image sensor operative to provide an output signal representative of a video image which impinges upon the sensor. In a preferred embodiment employing a CCD array as the sensor 46, the CCD array produces an analog output signal which is electrically coupled to an analog to digital converter 48 via a signal path 50. The analog to digital converter may comprise a model AD775 A to D converter manufactured by Analog Devices, Inc. or any other suitable analog to digital converter. Support electronics 52 are provided which include a clock generator which is coupled to the analog to digital converter 48 to permit the sensor output 50 to be sampled at predetermined intervals and other conventional timing circuitry. The analog to digital converter 48 generates a digital representation of the sensor output signal 50. A predetermined number of samples of the sensor output signal 50 comprise a single video frame. For example, in one exemplary embodiment, each frame contains 256 horizontal samples by 128 vertical samples yielding an uncompressed size of 32,768 bytes. Sixty four such frames can be stored in a two (2) megabyte memory.

Generally, color images require approximately thirty (30) percent more storage space. One could thus, ^{store} ~~store~~ approximately fifty (50) frames of uncompressed color image information in the

00000193 080597

a

two (2) megabyte memory.

For images of the above identified sizes a compression ratio of four to one (4:1) is readily achievable. Such would permit 256 black and white images or 200 color images to be stored in the two (2) megabyte memory. At a recording rate of ten (10) frames per second, the two (2) megabyte memory will accommodate thus accommodate 25 seconds of black and white images or 20 seconds of color images. A greater recording interval may be achieved by employing a lower sampling rate or by utilizing a larger memory.

The output of the analog to digital converter is electrically coupled to inputs of a central control processor 54 via signal path 56 which comprises a parallel signal bus. The central control processor 54 in a preferred embodiment, may comprise an M32RD microprocessor which is commercially available from Mitsubishi Electric, any other suitable microprocessor, an Application Specific Integrated Circuit (ASIC) or any other suitable implementation of a central control processor operative to perform the presently described functions.

The central control processor 54 is coupled to a semiconductor memory 58 which comprises a DRAM in a preferred embodiment. Within the M32RD device referenced above, two (2) megabytes of DRAM is incorporated in the commercially available device. Thus the microprocessor 54 and the DRAM 58 may be obtained as a single integrated circuit. Additional semiconductor memory 60 may be coupled to the microprocessor 54 via a bus 62 in the event that it is desired to increase the semiconductor memory capacity of the video recording device. It may be desired to increase the memory capacity of the recording device to permit a greater number of frames to be captured or to accommodate the storage of video images received from plural cameras.

The central control processor 54 executes a control program which is stored within a Read Only Memory (ROM). The ROM 64 is coupled to the central control processor via bus 66. The central control processor 54 is provided with a number of inputs 68 which permit activation of the video recording device and control of the device by a user. Exemplary inputs comprise, an event sensor 70, a "capture" button 72, a "still" button 74 and a "purge" button 76. Additionally, the central control processor 54 includes a serial output channel 78 which permits stored video images to be downloaded to an external video device for viewing. In one embodiment, the serial output channel is compatible with the well known Xmodem serial protocol. It is appreciated that any suitable serial channel protocol may be employed.

The central control processor 54 receives successive samples of frame data from the analog to digital converter 48 and compresses the received frame data in order to reduce the storage capacity for the captured video data. One image compression

technique which may be employed is disclosed in U.S. Patent No. 4,917,812 to Adelson and Simoncelli. While any suitable compression technique may be employed, in a preferred embodiment of the invention, an asymmetric compression technique (known in the art) is used which minimizes the computational load on the central control processor to compress the image data during compression of the image data at the expense of greater complexity in the decompression algorithm. The use of an asymmetric compression technique thus places greater processing demands on the processor which will ultimately perform the decompression which, is likely to comprise a personal computer (PC), a workstation, or some other computer which generally possesses the necessary processing speed to perform such decompression or which is not burdened by the constraint of real time processing. In this manner, the video electronics 42 are not burdened with additional cost associated with added processing power.

Following the compression of the frame data, the central control processor stores the compressed data within the semiconductor memory 58. The semiconductor memory 58 is structured as a circular memory buffer as illustrated in Fig. 4a. Thus, following compression, each compressed video frame is stored in the next successive frame buffer location and any frame data ^{contained} in such location is overwritten. For example, referring to Fig. 4a, if the last frame were stored at location 3 of the circular buffer 90, the subsequent video frame would be stored at location 4 of the circular frame buffer. The video recording device, absent receipt of some trigger event from the sensor 54 or activation of other input by the user, continues to store captured frame data in successive locations of the circular buffer, overwriting previously received frame data stored in respective buffer locations with the most recently received frame data.

The operation of the circular buffer is described with more particularity below and with respect to Fig. 4b. The semiconductor memory buffer is sized to as to permit the desired number of frames to be concurrently stored in the buffer. The buffer 100 utilizes a plurality of bytes to store each frame as illustrated in frame buffer locations 0 and n. The specific number of bytes required for a particular frame is dependent upon the resolution of the video image sensor 46, the sampling rate of the analog to digital converter 48, and the efficiency of the compression algorithm.

Associated with the semiconductor memory buffer 58 (and additional buffer memory 60 if such is employed) are a tail pointer 102 and a head pointer 104. The head pointer points to the address of the frame buffer location for storage of the next frame data. Such address is offset in the respective frame to address the respective byte for the frame data being stored. For simplicity, the operation of the buffer is explained with respect to the frame

0000493 080057

The head pointer 104 points to the location for storage of the incoming frame data. Thus, if the next frame data is to be stored in location 4, the head pointer is set to location 4. Once all of the data corresponding to frame 4 has been stored in the buffer, in normal operation and in the absence of a trigger event, the head pointer is incremented to point to frame number 5. As an example, assume a semiconductor memory buffer 58 is employed in which $n = 127$; i.e. the frame buffer is capable of storing 128 frames of data. It is further assumed for purposes of the present example that it is desired to have half of the captured frames precede the trigger event and half of the frames follow the trigger event. The head pointer 104 is incremented following the storing of each respective frame. In normal operation, the tail pointer is incremented each time the head pointer is incremented, however, the tail pointer comprises an address which lags the head pointer by sixty four. In the circular buffer frame address 0 follows frame address n (i.e. 127 in the present example).

Upon detection of a trigger event, the tail pointer ceases to increment while frames continue to be stored in subsequent frame locations. A test is performed prior to storing frame data to determine whether the frame location for the data to be stored is one location preceding the tail pointer in which case the frame data pertaining to that frame is stored. No subsequent frames are stored in the frame buffer. Thus, following the trigger event, the buffer contains frame data commencing at a location z and ending at a location $z-1$; i.e. if the tail pointer stopped incrementing upon detection of a trigger event when pointing to address 6, the last captured video image would be stored in location 5 and further image capture and storage would cease.

The sensor 54 may comprise any sensor which provides a trigger output signal in response to a condition which is desired to initiate the capture of the video image or images occurring prior to and following the occurrence of the trigger output signal. For example, the sensor may comprise an accelerometer, an air bag deployment sensor of the type normally used in automobiles to initiate the deployment of an air-bag, a security or fire alarm alert condition sensor used to detect movement, glass breakage, unauthorized entry such as found in a burglar alarm for example fire or smoke, an acoustic signal characteristic of a specific event such as gunshots, or any other signal indicative of a specified event. Moreover, while a single sensor 70 is illustrated for simplicity, it should be appreciated that plural sensors may be employed to activate the capture of video images by the present video recording device and that video image capture may be initiated by any one of such sensors or a combination of such

Upon detection of a trigger event from the sensor 70, the central control processor 54 receives only a predetermined number of additional frames and stores such frames in the semiconductor memory 58 in the successive frame locations within the circular buffer 90. Following the recording of the predetermined number of additional frames, the video recording devices ceases to record further frame data. Thus, if the central controller is programmed to record half the number of frames which are capable of being stored within the semiconductor memory 58 or 58 and 60, as applicable, the video frame data stored within the circular buffer corresponds to an equal number of video frames captured prior to the trigger event and after the trigger event. It is appreciated that any desired percentage of frames may be captured prior to or after the trigger event by specifying how many frames are to be captured and stored after the trigger event.

In one preferred embodiment, it is envisioned that the semiconductor memory will support the storage of 5 frames of video data per second for approximately 30 seconds. Thus, the memory will support the storage of approximately 150 video frames. If it is desired to record the same number of frames before and after detection of a trigger event from sensor 70, seventy five additional frames would be recorded and stored in the circular buffer 90 subsequent to the detection of the trigger event. It should be appreciated that the number of frames that are recorded before and after are a matter of design choice, the only limitation being that the total number of frames to be recorded not exceed the frame capacity of the semiconductor memory. Thus, in the above example in which the video electronics include DRAM supporting storage of 150 video frames, if it was desired to obtain a record which provided ten percent of the frame data prior to the trigger event and ninety percent of the frame data following the trigger event, an additional 135 frames would be recorded and stored subsequent to the trigger event.

Referring again to Fig. 3, the video electronics 42 and sensor 46 are powered by a DC regulator which may derive input power from an AC source, when such is available, from a vehicle battery, or from batteries such as AA cells or any other suitable batteries. When powered by a vehicle battery, it is recognized that in the event of an accident or in some cases, when the vehicle is turned off, the vehicle battery power may cease to provide power. In such event, the battery cells provide an alternative source of power to permit the buffers 58 and 60 to be periodically refreshed (should DRAMs be employed), Since the refresh current is extremely low for DRAMs, the data captured within the buffer may be maintained for many weeks before the captured video data is lost. It is estimated that two or four AA cells will support full

The serial channel 78 is employed to download captured and stored video images to an external Personal Computer (PC),

An electronic or tamper-evident mechanical seal may be optionally provided to assure that the information contained in the video recording device has not been tampered with prior to viewing to assure the evidentiary integrity of the captured images. The electronic seal may comprise encryption of the video data such that only an individual with authorization may view the recorded data. The mechanical tamper seal may be in the form of a paper or similar seal which is positioned on the case so as to require rippage of the seal in the event the housing 10, 18 has been opened or if cable connections have been exposed.

For example, video data may be stored in the memory buffer using different storage techniques to achieve desired objectives. It may be desired to have higher frame storage rates around the trigger event with successively lower effective storage rates as one progresses further in time away from the trigger event (both before and after the event). It is appreciated that any number of storage methods may be employed via selective addressing of the semiconductor memory to extend the period of time captured within the semiconductor memory buffer, or to achieve almost any frame capture profile that may be desired. Several storage techniques

illustrated in Figs. 6 through 8 are discussed below.

An automatic gain control (AGC) (not shown) may optionally be electronically coupled between the video image sensor 46 and the A/D converter 50 to compensate for variations in light intensity and to prevent blooming of the captured video image.

The basic method of operation of the video recording device illustrated in the block diagram of Fig. 3 and described above is illustrated in the flow diagram depicted in Fig. 5. As depicted in step 120 in Fig. 5, upon initialization, a counter value i is initialized to 0. As illustrated in step 122, the video data corresponding to a video frame is sampled by the A/D converter and converted to digital data. As shown in step 124, the converted frame data is transmitted to the microprocessor. Upon receipt of the frame data, as illustrated in step 126, the microprocessor compresses the frame data so as to permit a greater number of frames to be stored within the circular buffer memory than would otherwise be possible absent such compression. Additionally, as depicted in step 128, the frame data may optionally be encrypted by the microprocessor to prevent unauthorized access to such data. As shown in step 130, the frame data is stored in the next frame location within the circular memory buffer. In the event that any video data has previously been written to the specified memory location within the circular buffer, such data is overwritten. As illustrated in decision step 132, a determination is made whether an event trigger has been received. If no event trigger is received, the counter i is reinitialized to 0 and sampling and storage of frame data continues. If the decision step 132 results in a determination that a trigger event has been received, as illustrated in decision step 134, a determination is optionally made whether adaptive rate selection is employed. In the event that adaptive rate selection is employed, the sampling rate of the A/D converter is adjusted as depicted in step 136 and the modified frame rate is employed for subsequent frame storage. In the event that adaptive rate selection is not employed or enabled, following step 132 control passes to step 138 in which the counter i is incremented. As shown in decision step 140, a determination is next made as to whether the counter is equal to the specified number of frames to be recorded subsequent to the occurrence of a trigger event. In the event that the determination reveals that the specified number of frames has not been recorded subsequent to the trigger event, control passes to step 122 and sampling continues. In the event the determination of step 140 reveals that the predetermined number of frames have been captured subsequent to the trigger event, control passes to step 142 and further frame capture ceases.

If frames are simply received and stored in successive locations of a circular buffer, it is apparent that the total

2025 RELEASE UNDER E.O. 14176

Figs. 6 through 8 illustrate several frame storage techniques which provide for storage of video information over a greater period of time than is achieved by simply storing each successive frame in a successive buffer location as discussed hereinabove wherein the entire buffer pool is treated as a single circular buffer.

A data sample is stored in the next location within the second group following storage of a predetermined number of data samples within the first group of storage buffers.

Once a trigger event has been received, data storage ceases following the storage of a predetermined number of data samples (P_n) within each group (n) of storage buffers where n= the number

of the respective buffer groups. For example, with reference to Fig. 6, a trigger event is indicated as having occurred following the receipt of data sample 11. Data storage ceases following the storage of two additional data samples in the first group of storage buffers (samples 13 and 14) and two additional samples within the second group of storage buffers (samples 12 and 15). Thus, in the simplified illustration of Fig. 6, the overall storage interval has been expanded from .7 seconds (8 successive samples at .1 second intervals) which would be obtained if all eight buffers were considered as a single buffer group to .9 seconds by organizing the eight buffers as two groups of buffers in which each comprises four buffers. Further, more frames are stored in the vicinity of the trigger event and fewer frames are stored for times farther away in time from the trigger event by employing the presently disclosed technique. It should further be appreciated that by employing greater numbers of groups of buffers, the time interval covered may be substantially increased while still obtaining the highest frame storage resolution immediately before and after the trigger event. Furthermore, it is possible to achieve storage of a greater number or a smaller number of frames before the trigger event or after the trigger event based upon the specification of the number of data samples that are to be stored within respective groups prior to termination of further data sample storage within the respective group.

A further example of the presently disclosed storage technique employing three groups of storage buffers, in which each group comprises four storage buffers, is illustrated in Fig. 7. As illustrated in Fig. 7, a data sample is stored in each successive group only following storage of a predetermined number of data samples within the preceding group. More specifically, the first group of storage buffers comprises buffer addresses 0 to 3, the second group of buffers comprises addresses 4 to 7 and the third group of buffers comprises buffer addresses 8 to 11. The first group of buffers comprise the highest resolution buffers since the greatest number of data samples are stored within this group. Successive groups each store fewer data samples than the preceding group. Any number of variations to the presently disclosed recording technique may be employed to obtain expansion of the time interval covered by the available number of storage buffers while maintaining high resolution recording around the trigger event. For example, while the technique illustrated in Fig. 7 provides for recording sample 9 to the first location of the third storage buffer group following storage of data samples 7 and 8 in address locations 0 and 1 respectively of the first buffer group, sample 7 could instead be stored in address 8 of the third buffer group and samples 8 and 9 could then be stored in address locations 0 and 1 of the first buffer group respectively with the storage pattern

o

data
~~datat~~

ne Bef

or to

pool

data corresponding to frame 1 is stored in buffer location 0 (of the Before column) since the change in the gray code occurred in bit 0 of the gray code. Similarly, when the gray code changes from 000100 to 001100, video frame 8 is written to buffer location 3 since the change in the gray code occurred in gray code bit 3. Due to the gray code addressing employed, the lowest address buffer is overwritten every other video frame. The higher the address of the buffer, the less frequent the overwriting of the respective buffer occurs. Following the storage of the video frame in the last buffer location within the first buffer portion, the sequence repeats with video frame data stored in respective buffers being rewritten with new video data.

After the gray code generator has cycled through the first buffer portion a number of times, it is assumed that a trigger event 220 occurs between frame numbers 16 and 17. Once a trigger event has been received, storage of video frame data within the first portion of the buffer pool (the Before columns) ceases and video frames then stored in the second portion of the buffer pool (the After columns) using the same addressing technique described with respect to the first portion. Several rules, however are applied with respect to writing of video frame data within the second portion of the buffer pool after the detection of a video event. Once a video frame is written to a buffer within the second portion of the buffer pool all further writes to that buffer are suppressed. Additionally, writing of video frame data to the second portion of the buffer pool ceases when the last gray code is reached which preceded the trigger event. By way of illustration, since the trigger event was detected after gray code 011000 and before gray code 011001, attempt to write to the second buffer pool would cease following the writing (or suppression of writing, as applicable) to buffer 4.

More specifically, following the trigger event 220 video frame 17 is written to buffer 0 of the second buffer pool (outlined highlighted) and video frame 18 is written to buffer 1 within the second buffer pool. Video frame 19, however, is not written to buffer 0 of the second buffer pool after the trigger event, since a video frame (frame 17) has already been written to buffer 0. Video frame 20 is written to buffer 2 (highlighted by outlining) since no prior write has occurred to buffer 2 subsequent to the trigger event 220. Writing or suppression of writing to the second buffer pool continues, as illustrated within the second buffer pool (the After columns) until the gray code is reached corresponding to the gray code immediately preceding the trigger event. In the foregoing manner the video data preceding and subsequent to the trigger event is stored for subsequent retrieval and display.

Thus, following the trigger event, and after termination of recording in the second buffer pool, frames 32, 8, 12, 14, 15 and

00000137 000537

16 would be preserved within buffers 5, 3, 2, 1, 0 and ⁴16 respectively of the first portion of the buffer pool and frames 17, 18, 20, 24, 32 and 16 would be preserved in buffers 0, 1, 2, 3, 5 and 4 respectively of the second portion of the buffer pool. The video frame preserved via the present storage technique in the first and second buffer pools in the present illustrative example are highlighted in bold for purposes of identification.

While the above described data storage techniques have been applied to the specific application of video data storage, it is appreciated that these described storage techniques are equally applicable to any application in which it is desired to store data received both before and after a trigger event wherein the timing of the trigger event is indeterminate.

The foregoing video recording device thus provides for the capture and recording of video images occurring both before and after a triggering event in a compact low cost assembly which employs no moving parts such as typically employed in prior art recording devices. It should be understood that modifications to the video recording device and the methods for recording herein described will be apparent to those of ordinary skill in the art without departing from the inventive concepts contained herein. Accordingly, the invention is not to be viewed as limited except by the scope and spirit of the appended claims.

03906493-080597